TL;DR
Developers have released a version of the Project Oberon system that runs on RISC-V hardware, replacing the original RISC-5 architecture. This demonstrates the system’s portability and opens new possibilities for educational and experimental use.
Developers have successfully ported the Project Oberon system to run on RISC-V hardware, replacing the original support for the RISC-5 CPU. This development was shared on the Show HN platform and marks a significant step in demonstrating the system’s adaptability to modern open-source CPU architectures. The port aims to preserve Oberon’s educational and experimental features while leveraging RISC-V’s open design, making the system accessible on a wider range of hardware.
The port was accomplished by a team of developers who adapted the Oberon system, originally designed for the RISC-5 processor, to work with RISC-V, an open-source instruction set architecture gaining popularity in academia and industry. The project was shared on Show HN, a platform for showcasing innovative projects, where the developer provided a working version running on RISC-V hardware.
According to the developer, this port involved rewriting low-level hardware interface code and adapting the system’s kernel to support the RISC-V instruction set. The project aims to demonstrate Oberon’s portability and to encourage experimentation with RISC-V hardware in educational contexts. The developer has not yet announced official release details or plans for broader distribution but has shared initial code and documentation.
It is not yet confirmed whether this port supports all features of the original Oberon system, such as certain hardware interfaces or peripherals, or if it is limited to specific RISC-V boards. The developer emphasized that this is an early-stage project intended for testing and educational use, not a production-ready operating system.
Implications of Running Oberon on RISC-V Hardware
This development underscores the versatility of the Project Oberon system, which was originally designed in the 1980s as an educational OS and programming environment. Porting it to RISC-V, an open and flexible architecture, broadens its potential use cases in academic settings and hobbyist communities. It also highlights the feasibility of adapting legacy educational systems to modern hardware, encouraging further experimentation and innovation in operating system design and hardware integration.
For the RISC-V ecosystem, this port could serve as a proof of concept for running other educational or experimental OSes, fostering new projects and learning opportunities. It also emphasizes the importance of open-source hardware and software collaboration, aligning with RISC-V’s mission to promote accessible computing.
XIAO ESP32C3 3PCS Pack – RISC-V Tiny MCU Board with Wi-Fi and Bluetooth5.0, Battery Charge Supported, Power Efficiency and Rich Interface
- MCU Chip: ESP32-C3 RISC-V 32-bit, up to 160 MHz
- Development Ports: Multiple versatile development interfaces
- Compatibility: Supports Arduino, MicroPython, PlatformIO, and more
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Background on Project Oberon and RISC-V Compatibility Efforts
Project Oberon was developed in the 1980s at ETH Zurich as both an operating system and programming environment, emphasizing simplicity, efficiency, and educational value. It has since been used primarily in academic settings to teach OS concepts and programming.
RISC-V, an open-source instruction set architecture, has gained momentum over recent years for its flexibility and accessibility, leading to numerous experimental OS projects and hardware implementations. While there have been efforts to port various systems to RISC-V, a full port of Oberon had not been publicly documented until now.
The original Oberon system was tightly coupled with the RISC-5 architecture, which is now obsolete. The recent port aims to demonstrate that the system can run on more modern, open hardware, aligning with current trends in open-source computing and education.
“This port demonstrates that Oberon can be adapted to modern open hardware, which opens new avenues for educational use and experimentation.”
— Developer of the port
Piper Computer Kit: Award-Winning, STEAM Learning, with Raspberry Pi, Drag-n-Drop Coding, StoryMode, Games, Python, and Amazing Projects!
- Build a Fully-Functioning Computer: Includes Raspberry Pi, screen, speaker, battery
- Interactive STEAM Projects: Guided missions with wiring and electronic components
- Learn Coding with Projects: 11 progressive drag-and-drop coding activities
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Unconfirmed Details About Port Compatibility
It is not yet confirmed whether the port supports all features of the original Oberon system, such as peripheral interfaces or multi-tasking capabilities across different RISC-V hardware platforms. The stability and performance of the port under various workloads are still being evaluated, and further testing is needed to determine its readiness for broader use.
Integrated Circuit Design: Tape-out Process with Open-Source Tools (SpringerBriefs in Computer Science)
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Next Steps for the RISC-V Oberon Port Development
The developer plans to refine the port, improve hardware support, and document the process for community use. Future updates may include support for additional RISC-V boards, enhanced stability, and possibly a public release of the source code. Community feedback and collaboration are expected to shape ongoing development.
Further testing in educational environments and on different hardware platforms will help assess the port’s viability for broader adoption. The project’s success could inspire similar efforts to adapt other legacy systems to RISC-V.
youyeetoo VisionFive2 Ver. 1.3B RISC-V Single Board Computer, 4GB RAM with WiFi 6 USB Dongle, PD Power, Acrylic Case, Fan Cooler – RISC-V Development SBC Mainboard Motherboad Support NAS Openwrt
- Includes Acrylic Case and Fan Cooler: Excellent heat dissipation and protection
- 20W PD Power Supply: Stable and adequate power source
- WiFi 6 Module: High-speed, low-latency network connectivity
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Key Questions
What is Project Oberon?
Project Oberon is an educational operating system and programming environment developed in the 1980s at ETH Zurich, focusing on simplicity and efficiency.
Why is porting Oberon to RISC-V significant?
This demonstrates Oberon’s adaptability to modern open hardware, enabling educational and experimental use on current RISC-V platforms.
Is the RISC-V port ready for general use?
Not yet. The port is in early stages, primarily for testing and educational purposes, with further development needed before broader deployment.
Will this port support all features of the original Oberon system?
It is unclear at this stage. Compatibility with all hardware features and peripherals remains to be confirmed.
How can I get involved or learn more?
The developer has shared initial code and documentation on Show HN; interested parties can follow updates or contribute to ongoing development.
Source: hn
